ABSTRACT In this paper, an unconventional method of dc link bulk capacitance active reduction without ripple increase in mains-connected power conversion systems is proposed. Even though the adopted power circuitry (a bidirectional dc-dc converter, terminated by a much smaller capacitance) is analogous to solutions proposed up to date, the concept of operation is quite different. Rather than controlling the current, flowing into the dc link (i.e., operating as a current controlled current sink, similarly to an active power filter), suggested solution regulates the ripple by controlling the dc link voltage (i.e., operating as a voltage controlled current sink) thus letting the grid-interfacing converter OFF the task. This allows widening of the dc link voltage loop bandwidth and, as a result, reducing the ripple for the same capacitance utilized or reducing the capacitance while maintaining the same ripple without trading off the power factor. In order to validate the proposed methodology experimentally, it is successfully applied to a single-phase off-the-shelf power factor correction pre-converter. 
instantaneous grid voltage; i 1 (t) instantaneous grid current; p 1 (t) instantaneous grid power; v x (t) instantaneous load-side voltage of x-th converter; i x (t) instantaneous load-side current of x-th converter; p x (t) instantaneous power of x-th converter; P x average power of x-th converter; p x (t) instantaneous zero-average pulsating power component of x-th converter; v DC In order to meet tight power quality requirements of modern mains codes, grid-connected converters exchange current with predetermined shapes with the utility [1] , [2] . This forces the instantaneous grid power to contain both DC and pulsating components. In general, instantaneous power with similar decomposition flows through all terminals of the power conversion system. In order to preserve energy balance, instantaneous power DC components sum up to zero in steady state. On the other hand, pulsating power constituents differ according to functionality of each source/load, connected to the power conversion system. Therefore, pulsating power balancing component is needed to cope with the nonzero sum of all pulsating components. Bulk capacitor, connected across the DC link of the power conversion system is typically utilized for this purpose stages [3] . Pulsating power flow component creates DC link voltage ripple, directly related to the power conversion system rating and inversely related to the value of the bulk capacitance. DC link ripple should remain between determined limits, usually dictated by both power conversion system functionality and voltage rating of the bulk capacitor. As a result, electrolytic capacitors are typically utilized in systems rated above several tens of watts. Regrettably, widely recognized reliability problems associated with electrolytic capacitors [4] , [5] in addition to significant weight and volume [6] , [7] often become system bottleneck.
Numerous approaches intended to cure the abovementioned shortcomings were suggested in the literature. In [8] , a passive solution was proposed by the authors. There, an properly tuned resonant filter formed by a series connected capacitor-inductor combination, placed across the DC link, was shown to be capable of suppressing the pulsating power constituent. Nevertheless, comparatively low base frequency of the grid yields a bulky resonant filter. Moreover, in case multiple grid-frequency pulsating power components exist, the system requires a capacitor-inductor couple for each significant frequency. In addition, capacitor voltage drop may be higher than the DC-link voltage (depending on the filter quality factor), calling for increased voltage rating of the capacitor.
DC link capacitance reduction was achieved in [9] and [10] by distorting the input current while pushing the power factor from near towards the lowermost tolerable bound. Nevertheless, apart from being cumbersome and computationally demanding, adding harmonic content to mains current may be potentially incompatible with grid codes. Hence, the solution cannot be considered universal. Moreover, the resultant capacitance reduction is relatively insignificant.
A group of active capacitance reduction approaches allowing to emulate large capacitance with a much smaller one [11] , [12] utilizes controlled converter based circuits to keep the ripple of the DC link voltage within the desired limits [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] . It may be divided into two main subgroups: topology integrated or additional hardware enhanced [13] . The former subgroup [14] [15] [16] consists of topologies specially designed to cope with the pulsating power components (mainly differentially). In the latter subcategory [17] [18] [19] [20] [21] [22] [23] , active energy buffer is added to existing topologies. The principle of the second subgroup operation is based on the following observation: the energy required to achieve pulsating power matching is actually a small fraction of the total energy stored in the bulk capacitor. Consequently, significantly lower capacitance may be sufficient to cope with the pulsating power constituent. Hence, high capacitance value is mainly necessary to satisfy the tight DC link ripple requirements. Consequently, decoupling energy and ripple requirements would allow releasing bulk capacitor from ripple limitation constraints thus reducing its value considerably. This may be accomplished by decoupling the power matching capacitance and the DC link by a bidirectional power converter. The auxiliary converter-capacitor unit may be inserted either in parallel to the DC link [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] or in series with it [24] . While the parallel-connected units operate similarly to active power filters (minimizing the DC link capacitor current), series-connected units operate similarly to voltage compensators (creating voltage opposite-phase to DC link ripple).
The method proposed in the paper belongs to parallelconnected active solutions group. Even though the adopted power circuitry is analogous to solutions proposed up to date, the concept of operation is quite different. Instead of drawing the pulsating DC link current component into the auxiliary circuit by first measuring all the currents flowing into the DC link and then extracting the non-DC part (as performed by typical solutions), the proposed system attains the same result by directly regulating the DC link voltage. No information regarding any of the DC link currents is therefore required. As a result, the auxiliary circuit resembles a voltage rather than current controlled current sink from the DC link point of view. On the other hand, the following drawback appears: once the auxiliary unit gains control over the DC link voltage, the latter no longer serves as the system power balance indicator. Grid-interfacing converters typically use average value of the DC link voltage to determine the magnitude of active current component drawn from the grid and consequently set the amount of active power drawn/injected from/to the grid. This creates coupling between input power factor and DC link voltage quality (it is well known that voltage loop crossover frequency of grid interfacing converters should be kept well below the double-base-frequency in order to preserve a predetermined shape of the input current [3] ). However, the pulsating power component as well as any other input-output power mismatch are shifted to the auxiliary capacitance in the proposed solution; the above-mentioned shortcoming is cured by utilizing the average value of the voltage across auxiliary capacitor (rather than that of the DC link voltage) to the power-balancing controller. This action also eliminates the trade-off between the input power factor and DC link voltage quality. This is because the power balancing controller no longer regulates the DC link voltage, which is a significant advantage. Thus, magnitude of the DC link ripple becomes reliant solely on control capabilities of the auxiliary unit, limited by switching / sampling frequency and the control approach utilized.
To conclude, the main contribution of the manuscript is introducing direct voltage DC regulation concept, allowing DC link capacitance reduction without any DC link current sensing as an alternative to the commonly adopted activepower-filter-like operation, requiring multiple invasive current sensing.
II. PULSATING POWER MISMATCH PROBLEM
A common mains-connected power conversion system, consisting of a grid interfacing converter (GIC) and N downstream converters (DSC 1 -DSC N ), is shown in Fig. 1 . The grid voltage may be distorted in general, given by
Moreover, GIC may be utilized as either active power filter or reactive power compensator, connected parallel with a local load Z L in order to correct the power factor at the point of common connection (PCC). Thus, GIC current may be distorted as well, given by
Likewise, voltage and current of the downstream converters (DSC x ) terminals may be generally described by
with x = 2. . . N . Instantaneous terminals and DC link power (valid for either direction of power flow) are given by
and
respectively, as shown in Fig. 2 with η 1 and η x denoting GIC and DSC x efficiencies, respectively. Typically, GIC voltage regulator performs system active power balancing (i.e. N x=1 P x = 0 holds in steady state) by forcing the DC link voltage average value to follow a predetermined set point V DC . GIC voltage control structure for a particular yet common case of sinusoidal grid voltage (i.e. V 10 = 0 and V 1n = 0, n > 1 in (1)) is given in Fig. 3 , where i * 1 (t) is the reference input to the current control structure. Note that DC link voltage loop crossover frequency ω v CO must satisfy
to leave the frequency content of pulsating power components beyond GIC voltage loop bandwidth thus avoiding grid current distortion [3] . Consequently, steady state instantaneous power of the DC link capacitor is
Steady-state value of the DC link voltage is hence given by (8) under small ripple assumption ( v DC (t) V DC ). Since (7) denotes a zero-average finite-energy signal, instantaneous VOLUME 6, 2018 DC link voltage resides in steady state within the following bounds,
Observing (8) 
Hence, electrolytic capacitors are typically utilized in systems rated above several tens of watts due to of physical size and price restrictions. 
III. ACTIVE CAPACITANCE REDUCTION A. GENERAL CONCEPT
The idea behind parallel-connected active capacitance reduction circuits (ACRC) is eliminating the coupling between the capacitance and voltage ripple, given by (8) . Note that steady-state bulk DC link capacitance energy utilization is around 6%; hence much lower capacitance may be used once the above mention coupling is eliminated. Thus, a DC-DC converter terminated by an auxiliary powermatching capacitance C A substitutes the bulk capacitor C B , as shown in Fig. 4 , i.e. DC link and power-matching device are now decoupled while the pulsating power component (7) is transferred to the auxiliary capacitance C A . In practice, small capacitance C DC should remain connected across the DC link in order to absorb switching-frequency-currentcomponents generated by power conversion system operation and cope with high frequency residuals of pulsating power component, residing beyond ACRC control system bandwidth. Denoting the part of pulsating power constituent (in frequency domain) processed by the ACRC as
with T (ω) denoting the complimentary sensitivity function of ACRC control loop, then capacitor C DC has to cope with
Once C A absorbs the pulsating power component (11), corresponding steady-state voltage may be described by (13) with V A denoting constant reference valu for v A (t) average. Since C A is decoupled from the DC link, constraints specified in (9) 
the auxiliary capacitance value is given by
On the other hand, in case C DC absorbs the pulsating power component residual given by (14) , steady-state DC link voltage would be given by (8) with
Ideally, p A → p and p DC → 0. Then, v DC = 0 and the ACRC would resemble an infinite capacitor [25] .
B. TYPICAL CONTROL STRUCTURE
Operation of conventional ACRC mimics active power filtering as follows. Note that DC link currents supplied by GIC and DSCs (cf. Fig. 4 ) may be split into DC and pulsating components as
Typical control structure senses and sums these currents. Fig. 5a with DCE, VC A and CC standing for DC eliminator, voltage controller and current controller, respectively). Inner current loop is further responsible for ensuring correct tracking. Hence, such an ACRC resembles a current controlled current source connected across the DC link, see Fig. 5b . The task of DC link voltage regulation is still carried out by the GIC in this case. The main drawback of the approach is hence the necessity of N current sensors installation at different locations [26] . Moreover, DCE action adds unwanted dynamics and delay into the control loop. It should also be emphasized that parameters of GIC voltage regulator (cf. Fig. 3 ) must be tuned taking into account C DC as DC link capacitance since v DC reflects system active power balance. Moreover, in case sharp load transients are expected, the value of C DC must be selected taking into account the required hold up energy to withstand projected load variations. This point is usually disregarded in the literature, demonstrating steady-state performance only.
C. THE PROPOSED CONTROL STRUCTURE
The proposed control structure operates the ACRC in voltage regulation mode as follows. Instead of sensing all the DC link side currents, only DC link voltage v DC is measured an regulated to the reference V DC by a voltage controller VC as shown in Fig. 6a . Upon successful task completion, the total pulsating current component N x=1 i DC,x is absorbed by the ACRC without the need of measuring DC link currents. Hence, such an ACRC resembles a voltage controlled current source, connected across the DC link. While the resulting power level diagram is similar to that of Fig. 5b , the current sink variable i * DC,A is indirectly generated so that there is no need for multiple currents measurements and additional processing. Nevertheless, there is an implication. According to Fig. 3 , GIC voltage loop regulates the DC link voltage to achieve active power balance. However, once the ACRC gains control over the DC link voltage, the latter stops reflecting the active power balance of the system. Upon load transient, active power balance is violated, i.e. N x=1 P x = 0 and instantaneous DC link power contains DC term. Then, C A must absorb/supply the majority of active power difference, reflected by drift in average value of v A . Hence, in the proposed method the average value of the auxiliary capacitance voltage reflects the system power balance. Consequently, v A rather than v DC should be regulated by GIC voltage controller (cf. Fig. 3 ) to assure system active power balance while satisfying (6), of course. Therefore, it is proposed to feed V A and v A instead of V DC and v DC as reference and feedback signals into existing GIC controller, respectively. It must be emphasized that in order to keep the voltage loop bandwidth unaltered to comply with (6), both V A and v A signals must be scaled accordingly, as shown in Fig. 6b .
Under the proposed control structure, the task of DC link voltage regulation is carried out by ACRC, while GIC is still responsible for maintaining system power balance by regulating the auxiliary voltage, i.e. the diagram of Fig. 2 is valid if C B is replaced by C A . Consequently, the proposed approach allows broadening of the DC voltage control loop bandwidth (i.e. achieving ripple reduction for the same capacitance utilized or keeping the ripple while decreasing the capacitance value) without trading the input power factor since DC link voltage regulation task is not related anymore to GIC voltage loop bandwidth. In other words, while GIC voltage loop must remain slow to satisfy (6) , ACRC voltage loop bandwidth should be as high as possible to allow tight regulation of DC link voltage.
Apparently, obvious disadvantage of the proposed method is coupling between ACRC and GIC. However, both converters may be designed as a single entity and hence the controllers may be unified into a single IC.
IV. CASE STUDY: DC POWER SUPPLY WITH PFC FRONT END
Typical DC power supply contains a PFC front end optionally terminated by a downstream DC-DC converter. The functional diagram of such system is depicted in Fig. 7 . First, consider conventional off-grid operation without RE (C DC = C B ), assuming non-distorted sinusoidal grid and lossless conversion. At the load side,
in steady state, i.e.
and p 2 (t) = 0. At the grid side,
in steady state, i.e. R E = V M I M is the loss-free resistor [27] in Fig. 7 . Thus,
in steady state [28] . In case active power balance is preserved, (22) and the bulk capacitance absorbs pulsating power component p(t) = p 1 (t) = -P 2 cos(2ωt) in steady state. In case the average value of DC link voltage is V DC , then
according to (8) , i.e.
Now, consider the proposed ACRC-based operation. Once v DC → V DC , the majority of pulsating power is transferred to C A . In case the average value of auxiliary capacitor voltage is V A , there is
according to (18 
maximized as
It is important to emphasize that according to (27) , the value of C MIN A does not rely on the quality of DC link voltage regulation. As revealed in the next Section, the latter only affects T (ω) and hence the frequency content of the DC link voltage ripple. Moreover, it ought to be stated that it is possible to regulate maximum or minimum value of v A instead of its average. The reader is referred to [26] for a discussion on pros and cons of each method.
V. VERIFICATION
For the purpose of the proposed DC link capacitance reduction and ripple mitigation approach verification, Texas Instruments UCC28180EVM-573 360[W ] active PFC preconverter evaluation board [30] was considered. Basic schematics of UCC28180EVM-573 (not including EMI filter) is shown in Fig. 8 The UCC28180EVM-573 principle of operation is as follows. The value of DC link voltage v DC is measured via a 1/80 voltage divider (R 1 , R 2 ). The resulting feedback signal v FB is fed to the UCC28180 IC and subtracted from 5[V ] internal reference. The difference is processed by type-II controller, designed to yield nominal voltage loop bandwidth of 8Hz. Thus, the DC link voltage is regulated to V DC = 400[V ] in steady state. PFC pre-converter draws current of sinusoidal shape and is phase with the grid voltage (i.e. only i * 1a (t) forms the reference current i * 1 (t) (cf. Fig. 3) ). Inductor current is measured via voltage across the shunt resistor R S and the resulting feedback signal is fed to the UCC28180 IC. In order to realize the proposed direct-voltage-regulated (DVR) ACRC-based functionality, C B was substituted by a 4.7[µF] ceramic capacitor C R1 (cf. Fig. 9(a) ) and the 1/80 voltage divider (R 1 , R 2 ) output was detached from the UCC28180 IC (i.e. v DC is no longer fed back to the PFC controller). In its place, a 1/140 divider (R X , R Y ) was connected across the DC link voltage to sense its value. The resulting feedback signal v FB DC was then connected to an A/D input of TMS320F28332 digital signal processor (DSP). The ACRC was realized by a bidirectional buck/boost DC-DC converter (cf. Fig. 9(b) ). ACRC parameters are summarized in Table 1 . Additional ceramic capacitor C R2 was connected across ACRC converter terminals for switching ripple filtration. Converter switches S 1 and S 2 were realized by Infineon 20N60C3 MOSFETs, driven by two DSP PWM output ports via an International Rectifier IR 2113 driver. ACRC inductor current was measured using a LEM Ltsr-15 Hall sensor; voltage across auxiliary capacitor v A was sensed using 1/125 voltage divider (R A , R B ). Corresponding feedback signals were then fed to the DSP via corresponding A/D (see Fig. 9(a) ). Voltage feedback signal v FB fed into the UCC28180 IC was created in the DSP, modulated by 50 kHz PWM and transferred through an analog auxiliary network (AN) to create filtered, scaled and shifted version of v A (cf. Fig. 6b ). The main DSP functionality is therefore executing the control algorithm given in Fig. 6a and creating scaled version of v A , required in Fig. 6b . Complete experimental circuitry is depicted in Fig. 9(c) .
The overall control diagram is given in Fig. 10 . Recalling that in the original system, DC link voltage loop bandwidth was ∼8Hz, it may be concluded that ∼100 times voltage loop bandwidth increase was achieved by the proposed system.
In the first experiment, operation of UCC28180EVM-573 with original 270[µF] electrolytic capacitor was inspected under rated load. Following (23) , such an operation should yield DC link voltage ripple of ∼11[Vpp] for V DC = 400[V ] in case conversion losses are neglected. Corresponding waveforms are depicted in Fig. 11(a) . As expected, the ripple is nearly sinusoidal and slightly higher than 11 [Vpp] due to circuit losses and un-modeled parasitics. Then, electrolytic capacitor was replaced by 22µF DVR-ACRC and rated load operation was again examined. The results are depicted in Fig. 11(b) . It may be concluded that the DC link voltage is well regulated to V DC = 400[V ], as desired. Moreover, the ripple magnitude value is slightly below that of 270[µF] electrolytic capacitor based system. Yet, the resulting ripple is periodic yet non-sinusoidal due to the nonlinearity of ACRC converter operation and non-sinusoidal v A .
Efficiency of 92.5% was attained by the combined system under rated load operation, corresponding to ∼95% efficiency of the ACRC (manufacturer-declared full rating PFC efficiency is 97.3%). It must be emphasized that the ACRC prototype was not optimized for efficiency, i.e. the losses may be further decreased. Peak-to-peak values of DC link voltage ripple in both original and DVR-ACRC-based configurations are compared in Fig. 12 for 50W-350W loading range. It may be concluded that DVR-ACRC-based configuration possesses slightly lower ripple magnitude than the original one. In order to observe the pulsation power component absorbing effect, ACRC inductor current (instantaneous and switching free) is given in Fig. 14 for rated load operation. load changes. Apparently, auxiliary voltage transients are relatively slow, corresponding to low bandwidth of the PFC voltage loop control. Then again, DC link voltage recovers much faster owing to the wide bandwidth of ACRC voltage loop control. Moreover, since the hold-up energy ability of the auxiliary capacitor is significantly inferior to that of the original electrolytic capacitor, auxiliary voltage experiences collapse upon sharp load increase and peaking upon sudden load decrease. It should be noted that such behavior is common to all ACRC-based systems. Improving transient response is therefore one of the most important future work directions.
In order to verify that replacing the electrolytic capacitor by the ACRC does not alter the power quality performance of the PFC front end, both power factor (PF) and current total harmonic distortion (THD I ) were measured in both original and DVR-ACRC-based configurations for the whole load range and compared to the manufacturer provided curves (related to operation with electrolytic capacitor). The results are shown in Fig. 16 , validating that the DVR-ACRC -based operation does not affect the grid-side performance of the PFC front end. The outcome is supported by comparison of low-frequency harmonic content of grid-side current, normalized to the first harmonic magnitude (cf. Fig. 17 ). The THD I is mainly formed by the third harmonic [32] , which is nearly the same in both cases. As an example, grid voltage and input current of the PFC pre-converter under DVR-ACRC operation are depicted in Fig. 18 . It may be concluded that around unity power factor is preserved, similarly to the case with electrolytic capacitor.
VI. REMARK
An significant point to be emphasized is volume/cost comparison of electrolytic capacitor and ACRC based systems. A recent study (involving a 1.6kW classical ACRC) reported 44% volume reduction (neglecting space between components) and 12% cost decrease (taking into account addition components prices only) in case ACRC is utilized [33] . Further rating increase may lead to further cost/volume reduction.
VII. CONCLUSION
An alternative approach to improving the reliability of mains interfacing power conversion systems by active DC link capacitance reduction was proposed in the paper. As in previously suggested methods, the bulk DC link capacitance is replaced by a DC-DC converter, relocating the pulsating power constituent to a much lower auxiliary capacitance. Nevertheless, the suggested control structure is different from the previously proposed in the literature. Instead of operating as an active power filter, the DC-DC converter gains control over the DC link voltage. This eliminates the need for multiple current sensors, typically required in activepower-filter-like solutions. The main shortcoming of the proposed technique is the fact that once tightly regulated by the auxiliary DC-DC converter, the DC link voltage no longer serves as the system active power balance indicator, solved by utilizing the voltage across the auxiliary capacitance in the power balance controller instead. On the other hand, DC link voltage loop bandwidth may now be increased and decoupled from the input current quality. Feasibility of the proposed methodology was validated by experimental results.
